Investigation of Formal Verification Method for Clock and Reset Generation
Digital integrated circuits are fundamental to modern electronic devices, with increasing design complexity requiring robust verification methods to ensure error free functionality. This thesis examines the critical role of formal verification in digital Integrated Circuits (IC) design, particularly during the architecture modeling phase. Using a state machine module that controls clock frequency
